Logo Search packages:      
Sourcecode: linux version File versions  Download package

Classes | Typedefs | Enumerations | Functions

iomux.h File Reference

I/O Muxing control definitions and functions. More...

#include <linux/types.h>
#include <mach/gpio.h>
#include "mx51_pins.h"
Include dependency graph for iomux.h:
This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Classes

struct  mxc_iomux_pin_cfg

Typedefs

typedef enum iomux_input_config iomux_input_config_t
typedef enum iomux_input_select iomux_input_select_t
typedef enum iomux_pad_config iomux_pad_config_t
typedef enum iomux_config iomux_pin_cfg_t

Enumerations

enum  iomux_config {
  IOMUX_CONFIG_ALT0, IOMUX_CONFIG_ALT1, IOMUX_CONFIG_ALT2, IOMUX_CONFIG_ALT3,
  IOMUX_CONFIG_ALT4, IOMUX_CONFIG_ALT5, IOMUX_CONFIG_ALT6, IOMUX_CONFIG_ALT7,
  IOMUX_CONFIG_GPIO, IOMUX_CONFIG_SION = 0x1 << 4
}
enum  iomux_input_config {
  INPUT_CTL_PATH0 = 0x0, INPUT_CTL_PATH1, INPUT_CTL_PATH2, INPUT_CTL_PATH3,
  INPUT_CTL_PATH4, INPUT_CTL_PATH5, INPUT_CTL_PATH6, INPUT_CTL_PATH7
}
enum  iomux_input_select {
  MUX_IN_AUDMUX_P4_INPUT_DA_AMX_SELECT_I = 0, MUX_IN_AUDMUX_P4_INPUT_DB_AMX_SELECT_I, MUX_IN_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT, MUX_IN_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT,
  MUX_IN_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT, MUX_IN_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT, MUX_IN_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT, MUX_IN_AUDMUX_P5_INPUT_RXFS_AMX_SELECT,
  MUX_IN_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT, MUX_IN_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT, MUX_IN_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT, MUX_IN_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT,
  MUX_IN_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT, MUX_IN_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT, MUX_IN_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT, MUX_IN_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT,
  MUX_IN_CCM_IPP_DI_CLK_SELECT_INPUT, MUX_IN_CCM_IPP_DI1_CLK_SELECT_INPUT, MUX_IN_CCM_PLL1_BYPASS_CLK_SELECT_INPUT, MUX_IN_CCM_PLL2_BYPASS_CLK_SELECT_INPUT,
  MUX_IN_CSPI_IPP_CSPI_CLK_IN_SELECT_INPUT, MUX_IN_CSPI_IPP_IND_MISO_SELECT_INPUT, MUX_IN_CSPI_IPP_IND_MOSI_SELECT_INPUT, MUX_IN_CSPI_IPP_IND_SS_B_1_SELECT_INPUT,
  MUX_IN_CSPI_IPP_IND_SS_B_2_SELECT_INPUT, MUX_IN_CSPI_IPP_IND_SS_B_3_SELECT_INPUT, MUX_IN_DPLLIP1_L1T_TOG_EN_SELECT_INPUT, MUX_IN_ECSPI2_IPP_IND_SS_B_1_SELECT_INPUT,
  MUX_IN_ECSPI2_IPP_IND_SS_B_3_SELECT_INPUT, MUX_IN_EMI_IPP_IND_RDY_INT_SELECT_INPUT, MUX_IN_ESDHC3_IPP_DAT0_IN_SELECT_INPUT, MUX_IN_ESDHC3_IPP_DAT1_IN_SELECT_INPUT,
  MUX_IN_ESDHC3_IPP_DAT2_IN_SELECT_INPUT, MUX_IN_ESDHC3_IPP_DAT3_IN_SELECT_INPUT, MUX_IN_FEC_FEC_COL_SELECT_INPUT, MUX_IN_FEC_FEC_CRS_SELECT_INPUT,
  MUX_IN_FEC_FEC_MDI_SELECT_INPUT, MUX_IN_FEC_FEC_RDATA_0_SELECT_INPUT, MUX_IN_FEC_FEC_RDATA_1_SELECT_INPUT, MUX_IN_FEC_FEC_RDATA_2_SELECT_INPUT,
  MUX_IN_FEC_FEC_RDATA_3_SELECT_INPUT, MUX_IN_FEC_FEC_RX_CLK_SELECT_INPUT, MUX_IN_FEC_FEC_RX_DV_SELECT_INPUT, MUX_IN_FEC_FEC_RX_ER_SELECT_INPUT,
  MUX_IN_FEC_FEC_TX_CLK_SELECT_INPUT, MUX_IN_GPIO3_IPP_IND_G_IN_1_SELECT_INPUT, MUX_IN_GPIO3_IPP_IND_G_IN_2_SELECT_INPUT, MUX_IN_GPIO3_IPP_IND_G_IN_3_SELECT_INPUT,
  MUX_IN_GPIO3_IPP_IND_G_IN_4_SELECT_INPUT, MUX_IN_GPIO3_IPP_IND_G_IN_5_SELECT_INPUT, MUX_IN_GPIO3_IPP_IND_G_IN_6_SELECT_INPUT, MUX_IN_GPIO3_IPP_IND_G_IN_7_SELECT_INPUT,
  MUX_IN_GPIO3_IPP_IND_G_IN_8_SELECT_INPUT, MUX_IN_GPIO3_IPP_IND_G_IN_12_SELECT_INPUT, MUX_IN_HSC_MIPI_MIX_IPP_IND_SENS1_DATA_EN_SELECT_INPUT, MUX_IN_HSC_MIPI_MIX_IPP_IND_SENS2_DATA_EN_SELECT_INPUT,
  MUX_IN_HSC_MIPI_MIX_PAR_VSYNC_SELECT_INPUT, MUX_IN_HSC_MIPI_MIX_PAR_DI_WAIT_SELECT_INPUT, MUX_IN_HSC_MIPI_MIX_PAR_SISG_TRIG_SELECT_INPUT, MUX_IN_I2C1_IPP_SCL_IN_SELECT_INPUT,
  MUX_IN_I2C1_IPP_SDA_IN_SELECT_INPUT, MUX_IN_I2C2_IPP_SCL_IN_SELECT_INPUT, MUX_IN_I2C2_IPP_SDA_IN_SELECT_INPUT, MUX_IN_IPU_IPP_DI_0_IND_DISPB_SD_D_SELECT_INPUT,
  MUX_IN_IPU_IPP_DI_1_IND_DISPB_SD_D_SELECT_INPUT, MUX_IN_KPP_IPP_IND_COL_6_SELECT_INPUT, MUX_IN_KPP_IPP_IND_COL_7_SELECT_INPUT, MUX_IN_KPP_IPP_IND_ROW_4_SELECT_INPUT,
  MUX_IN_KPP_IPP_IND_ROW_5_SELECT_INPUT, MUX_IN_KPP_IPP_IND_ROW_6_SELECT_INPUT, MUX_IN_KPP_IPP_IND_ROW_7_SELECT_INPUT, MUX_IN_UART1_IPP_UART_RTS_B_SELECT_INPUT,
  MUX_IN_UART1_IPP_UART_RXD_MUX_SELECT_INPUT, MUX_IN_UART2_IPP_UART_RTS_B_SELECT_INPUT, MUX_IN_UART2_IPP_UART_RXD_MUX_SELECT_INPUT, MUX_IN_UART3_IPP_UART_RTS_B_SELECT_INPUT,
  MUX_IN_UART3_IPP_UART_RXD_MUX_SELECT_INPUT, MUX_IN_USBOH3_IPP_IND_UH3_CLK_SELECT_INPUT, MUX_IN_USBOH3_IPP_IND_UH3_DATA_0_SELECT_INPUT, MUX_IN_USBOH3_IPP_IND_UH3_DATA_1_SELECT_INPUT,
  MUX_IN_USBOH3_IPP_IND_UH3_DATA_2_SELECT_INPUT, MUX_IN_USBOH3_IPP_IND_UH3_DATA_3_SELECT_INPUT, MUX_IN_USBOH3_IPP_IND_UH3_DATA_4_SELECT_INPUT, MUX_IN_USBOH3_IPP_IND_UH3_DATA_5_SELECT_INPUT,
  MUX_IN_USBOH3_IPP_IND_UH3_DATA_6_SELECT_INPUT, MUX_IN_USBOH3_IPP_IND_UH3_DATA_7_SELECT_INPUT, MUX_IN_USBOH3_IPP_IND_UH3_DIR_SELECT_INPUT, MUX_IN_USBOH3_IPP_IND_UH3_NXT_SELECT_INPUT,
  MUX_IN_USBOH3_IPP_IND_UH3_STP_SELECT_INPUT, MUX_INPUT_NUM_MUX
}
enum  iomux_pad_config {
  PAD_CTL_SRE_SLOW = 0x0 << 0, PAD_CTL_SRE_FAST = 0x1 << 0, PAD_CTL_DRV_LOW = 0x0 << 1, PAD_CTL_DRV_MEDIUM = 0x1 << 1,
  PAD_CTL_DRV_HIGH = 0x2 << 1, PAD_CTL_DRV_MAX = 0x3 << 1, PAD_CTL_ODE_OPENDRAIN_NONE = 0x0 << 3, PAD_CTL_ODE_OPENDRAIN_ENABLE = 0x1 << 3,
  PAD_CTL_100K_PD = 0x0 << 4, PAD_CTL_47K_PU = 0x1 << 4, PAD_CTL_100K_PU = 0x2 << 4, PAD_CTL_22K_PU = 0x3 << 4,
  PAD_CTL_PUE_KEEPER = 0x0 << 6, PAD_CTL_PUE_PULL = 0x1 << 6, PAD_CTL_PKE_NONE = 0x0 << 7, PAD_CTL_PKE_ENABLE = 0x1 << 7,
  PAD_CTL_HYS_NONE = 0x0 << 8, PAD_CTL_HYS_ENABLE = 0x1 << 8, PAD_CTL_DDR_INPUT_CMOS = 0x0 << 9, PAD_CTL_DDR_INPUT_DDR = 0x1 << 9,
  PAD_CTL_DRV_VOT_LOW = 0x0 << 13, PAD_CTL_DRV_VOT_HIGH = 0x1 << 13, PAD_CTL_NOLOOPBACK = 0x0 << 9, PAD_CTL_LOOPBACK = 0x1 << 9,
  PAD_CTL_PKE_NONE = 0x0 << 8, PAD_CTL_PKE_ENABLE = 0x1 << 8, PAD_CTL_PUE_KEEPER = 0x0 << 7, PAD_CTL_PUE_PUD = 0x1 << 7,
  PAD_CTL_100K_PD = 0x0 << 5, PAD_CTL_100K_PU = 0x1 << 5, PAD_CTL_47K_PU = 0x2 << 5, PAD_CTL_22K_PU = 0x3 << 5,
  PAD_CTL_HYS_CMOS = 0x0 << 4, PAD_CTL_HYS_SCHMITZ = 0x1 << 4, PAD_CTL_ODE_CMOS = 0x0 << 3, PAD_CTL_ODE_OpenDrain = 0x1 << 3,
  PAD_CTL_DRV_NORMAL = 0x0 << 1, PAD_CTL_DRV_HIGH = 0x1 << 1, PAD_CTL_DRV_MAX = 0x2 << 1, PAD_CTL_SRE_SLOW = 0x0 << 0,
  PAD_CTL_SRE_FAST = 0x1 << 0
}

Functions

void mxc_free_iomux (iomux_pin_name_t pin, iomux_pin_cfg_t config)
unsigned int mxc_iomux_get_pad (iomux_pin_name_t pin)
void mxc_iomux_set_input (iomux_input_select_t input, u32 config)
void mxc_iomux_set_pad (iomux_pin_name_t pin, u32 config)
int mxc_request_iomux (iomux_pin_name_t pin, iomux_pin_cfg_t config)

Detailed Description

I/O Muxing control definitions and functions.

Definition in file iomux.h.


Generated by  Doxygen 1.6.0   Back to index