Logo Search packages:      
Sourcecode: linux version File versions  Download package

setup.c

/*
 *  linux/arch/m32r/platforms/usrv/setup.c
 *
 *  Setup routines for MITSUBISHI uServer
 *
 *  Copyright (c) 2001, 2002, 2003  Hiroyuki Kondo, Hirokazu Takata,
 *                                  Hitoshi Yamamoto
 */

#include <linux/irq.h>
#include <linux/kernel.h>
#include <linux/init.h>

#include <asm/system.h>
#include <asm/m32r.h>
#include <asm/io.h>

#define irq2port(x) (M32R_ICU_CR1_PORTL + ((x - 1) * sizeof(unsigned long)))

icu_data_t icu_data[M32700UT_NUM_CPU_IRQ];

static void disable_mappi_irq(unsigned int irq)
{
      unsigned long port, data;

      port = irq2port(irq);
      data = icu_data[irq].icucr|M32R_ICUCR_ILEVEL7;
      outl(data, port);
}

static void enable_mappi_irq(unsigned int irq)
{
      unsigned long port, data;

      port = irq2port(irq);
      data = icu_data[irq].icucr|M32R_ICUCR_IEN|M32R_ICUCR_ILEVEL6;
      outl(data, port);
}

static void mask_mappi(struct irq_data *data)
{
      disable_mappi_irq(data->irq);
}

static void unmask_mappi(struct irq_data *data)
{
      enable_mappi_irq(data->irq);
}

static void shutdown_mappi(struct irq_data *data)
{
      unsigned long port;

      port = irq2port(data->irq);
      outl(M32R_ICUCR_ILEVEL7, port);
}

static struct irq_chip mappi_irq_type =
{
      .name       = "M32700-IRQ",
      .irq_shutdown     = shutdown_mappi,
      .irq_mask   = mask_mappi,
      .irq_unmask = unmask_mappi,
};

/*
 * Interrupt Control Unit of PLD on M32700UT (Level 2)
 */
#define irq2pldirq(x)         ((x) - M32700UT_PLD_IRQ_BASE)
#define pldirq2port(x)        (unsigned long)((int)PLD_ICUCR1 + \
                         (((x) - 1) * sizeof(unsigned short)))

typedef struct {
      unsigned short icucr;  /* ICU Control Register */
} pld_icu_data_t;

static pld_icu_data_t pld_icu_data[M32700UT_NUM_PLD_IRQ];

static void disable_m32700ut_pld_irq(unsigned int irq)
{
      unsigned long port, data;
      unsigned int pldirq;

      pldirq = irq2pldirq(irq);
      port = pldirq2port(pldirq);
      data = pld_icu_data[pldirq].icucr|PLD_ICUCR_ILEVEL7;
      outw(data, port);
}

static void enable_m32700ut_pld_irq(unsigned int irq)
{
      unsigned long port, data;
      unsigned int pldirq;

      pldirq = irq2pldirq(irq);
      port = pldirq2port(pldirq);
      data = pld_icu_data[pldirq].icucr|PLD_ICUCR_IEN|PLD_ICUCR_ILEVEL6;
      outw(data, port);
}

static void mask_m32700ut_pld(struct irq_data *data)
{
      disable_m32700ut_pld_irq(data->irq);
}

static void unmask_m32700ut_pld(struct irq_data *data)
{
      enable_m32700ut_pld_irq(data->irq);
      enable_mappi_irq(M32R_IRQ_INT1);
}

static void shutdown_m32700ut_pld(struct irq_data *data)
{
      unsigned long port;
      unsigned int pldirq;

      pldirq = irq2pldirq(data->irq);
      port = pldirq2port(pldirq);
      outw(PLD_ICUCR_ILEVEL7, port);
}

static struct irq_chip m32700ut_pld_irq_type =
{
      .name       = "USRV-PLD-IRQ",
      .irq_shutdown     = shutdown_m32700ut_pld,
      .irq_mask   = mask_m32700ut_pld,
      .irq_unmask = unmask_m32700ut_pld,
};

void __init init_IRQ(void)
{
      static int once = 0;
      int i;

      if (once)
            return;
      else
            once++;

      /* MFT2 : system timer */
      set_irq_chip_and_handler(M32R_IRQ_MFT2, &mappi_irq_type,
                         handle_level_irq);
      icu_data[M32R_IRQ_MFT2].icucr = M32R_ICUCR_IEN;
      disable_mappi_irq(M32R_IRQ_MFT2);

#if defined(CONFIG_SERIAL_M32R_SIO)
      /* SIO0_R : uart receive data */
      set_irq_chip_and_handler(M32R_IRQ_SIO0_R, &mappi_irq_type,
                         handle_level_irq);
      icu_data[M32R_IRQ_SIO0_R].icucr = 0;
      disable_mappi_irq(M32R_IRQ_SIO0_R);

      /* SIO0_S : uart send data */
      set_irq_chip_and_handler(M32R_IRQ_SIO0_S, &mappi_irq_type,
                         handle_level_irq);
      icu_data[M32R_IRQ_SIO0_S].icucr = 0;
      disable_mappi_irq(M32R_IRQ_SIO0_S);

      /* SIO1_R : uart receive data */
      set_irq_chip_and_handler(M32R_IRQ_SIO1_R, &mappi_irq_type,
                         handle_level_irq);
      icu_data[M32R_IRQ_SIO1_R].icucr = 0;
      disable_mappi_irq(M32R_IRQ_SIO1_R);

      /* SIO1_S : uart send data */
      set_irq_chip_and_handler(M32R_IRQ_SIO1_S, &mappi_irq_type,
                         handle_level_irq);
      icu_data[M32R_IRQ_SIO1_S].icucr = 0;
      disable_mappi_irq(M32R_IRQ_SIO1_S);
#endif  /* CONFIG_SERIAL_M32R_SIO */

      /* INT#67-#71: CFC#0 IREQ on PLD */
      for (i = 0 ; i < CONFIG_M32R_CFC_NUM ; i++ ) {
            set_irq_chip_and_handler(PLD_IRQ_CF0 + i,
                               &m32700ut_pld_irq_type,
                               handle_level_irq);
            pld_icu_data[irq2pldirq(PLD_IRQ_CF0 + i)].icucr
                  = PLD_ICUCR_ISMOD01;    /* 'L' level sense */
            disable_m32700ut_pld_irq(PLD_IRQ_CF0 + i);
      }

#if defined(CONFIG_SERIAL_8250) || defined(CONFIG_SERIAL_8250_MODULE)
      /* INT#76: 16552D#0 IREQ on PLD */
      set_irq_chip_and_handler(PLD_IRQ_UART0, &m32700ut_pld_irq_type,
                         handle_level_irq);
      pld_icu_data[irq2pldirq(PLD_IRQ_UART0)].icucr
            = PLD_ICUCR_ISMOD03;    /* 'H' level sense */
      disable_m32700ut_pld_irq(PLD_IRQ_UART0);

      /* INT#77: 16552D#1 IREQ on PLD */
      set_irq_chip_and_handler(PLD_IRQ_UART1, &m32700ut_pld_irq_type,
                         handle_level_irq);
      pld_icu_data[irq2pldirq(PLD_IRQ_UART1)].icucr
            = PLD_ICUCR_ISMOD03;    /* 'H' level sense */
      disable_m32700ut_pld_irq(PLD_IRQ_UART1);
#endif      /* CONFIG_SERIAL_8250 || CONFIG_SERIAL_8250_MODULE */

#if defined(CONFIG_IDC_AK4524) || defined(CONFIG_IDC_AK4524_MODULE)
      /* INT#80: AK4524 IREQ on PLD */
      set_irq_chip_and_handler(PLD_IRQ_SNDINT, &m32700ut_pld_irq_type,
                         handle_level_irq);
      pld_icu_data[irq2pldirq(PLD_IRQ_SNDINT)].icucr
            = PLD_ICUCR_ISMOD01;    /* 'L' level sense */
      disable_m32700ut_pld_irq(PLD_IRQ_SNDINT);
#endif      /* CONFIG_IDC_AK4524 || CONFIG_IDC_AK4524_MODULE */

      /*
       * INT1# is used for UART, MMC, CF Controller in FPGA.
       * We enable it here.
       */
      icu_data[M32R_IRQ_INT1].icucr = M32R_ICUCR_ISMOD11;
      enable_mappi_irq(M32R_IRQ_INT1);
}

Generated by  Doxygen 1.6.0   Back to index