Logo Search packages:      
Sourcecode: linux version File versions  Download package

omap_hwmod_3xxx_data.c

/*
 * omap_hwmod_3xxx_data.c - hardware modules present on the OMAP3xxx chips
 *
 * Copyright (C) 2009-2010 Nokia Corporation
 * Paul Walmsley
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * The data in this file should be completely autogeneratable from
 * the TI hardware database or other technical documentation.
 *
 * XXX these should be marked initdata for multi-OMAP kernels
 */
#include <plat/omap_hwmod.h>
#include <mach/irqs.h>
#include <plat/cpu.h>
#include <plat/dma.h>
#include <plat/serial.h>
#include <plat/l4_3xxx.h>
#include <plat/i2c.h>
#include <plat/gpio.h>
#include <plat/smartreflex.h>

#include "omap_hwmod_common_data.h"

#include "prm-regbits-34xx.h"
#include "cm-regbits-34xx.h"
#include "wd_timer.h"

/*
 * OMAP3xxx hardware module integration data
 *
 * ALl of the data in this section should be autogeneratable from the
 * TI hardware database or other technical documentation.  Data that
 * is driver-specific or driver-kernel integration-specific belongs
 * elsewhere.
 */

static struct omap_hwmod omap3xxx_mpu_hwmod;
static struct omap_hwmod omap3xxx_iva_hwmod;
static struct omap_hwmod omap3xxx_l3_main_hwmod;
static struct omap_hwmod omap3xxx_l4_core_hwmod;
static struct omap_hwmod omap3xxx_l4_per_hwmod;
static struct omap_hwmod omap3xxx_wd_timer2_hwmod;
static struct omap_hwmod omap3xxx_i2c1_hwmod;
static struct omap_hwmod omap3xxx_i2c2_hwmod;
static struct omap_hwmod omap3xxx_i2c3_hwmod;
static struct omap_hwmod omap3xxx_gpio1_hwmod;
static struct omap_hwmod omap3xxx_gpio2_hwmod;
static struct omap_hwmod omap3xxx_gpio3_hwmod;
static struct omap_hwmod omap3xxx_gpio4_hwmod;
static struct omap_hwmod omap3xxx_gpio5_hwmod;
static struct omap_hwmod omap3xxx_gpio6_hwmod;
static struct omap_hwmod omap34xx_sr1_hwmod;
static struct omap_hwmod omap34xx_sr2_hwmod;

static struct omap_hwmod omap3xxx_dma_system_hwmod;

/* L3 -> L4_CORE interface */
static struct omap_hwmod_ocp_if omap3xxx_l3_main__l4_core = {
      .master     = &omap3xxx_l3_main_hwmod,
      .slave      = &omap3xxx_l4_core_hwmod,
      .user = OCP_USER_MPU | OCP_USER_SDMA,
};

/* L3 -> L4_PER interface */
static struct omap_hwmod_ocp_if omap3xxx_l3_main__l4_per = {
      .master = &omap3xxx_l3_main_hwmod,
      .slave      = &omap3xxx_l4_per_hwmod,
      .user = OCP_USER_MPU | OCP_USER_SDMA,
};

/* MPU -> L3 interface */
static struct omap_hwmod_ocp_if omap3xxx_mpu__l3_main = {
      .master = &omap3xxx_mpu_hwmod,
      .slave      = &omap3xxx_l3_main_hwmod,
      .user = OCP_USER_MPU,
};

/* Slave interfaces on the L3 interconnect */
static struct omap_hwmod_ocp_if *omap3xxx_l3_main_slaves[] = {
      &omap3xxx_mpu__l3_main,
};

/* Master interfaces on the L3 interconnect */
static struct omap_hwmod_ocp_if *omap3xxx_l3_main_masters[] = {
      &omap3xxx_l3_main__l4_core,
      &omap3xxx_l3_main__l4_per,
};

/* L3 */
static struct omap_hwmod omap3xxx_l3_main_hwmod = {
      .name       = "l3_main",
      .class            = &l3_hwmod_class,
      .masters    = omap3xxx_l3_main_masters,
      .masters_cnt      = ARRAY_SIZE(omap3xxx_l3_main_masters),
      .slaves           = omap3xxx_l3_main_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_l3_main_slaves),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
      .flags            = HWMOD_NO_IDLEST,
};

static struct omap_hwmod omap3xxx_l4_wkup_hwmod;
static struct omap_hwmod omap3xxx_uart1_hwmod;
static struct omap_hwmod omap3xxx_uart2_hwmod;
static struct omap_hwmod omap3xxx_uart3_hwmod;
static struct omap_hwmod omap3xxx_uart4_hwmod;

/* L4_CORE -> L4_WKUP interface */
static struct omap_hwmod_ocp_if omap3xxx_l4_core__l4_wkup = {
      .master     = &omap3xxx_l4_core_hwmod,
      .slave      = &omap3xxx_l4_wkup_hwmod,
      .user = OCP_USER_MPU | OCP_USER_SDMA,
};

/* L4 CORE -> UART1 interface */
static struct omap_hwmod_addr_space omap3xxx_uart1_addr_space[] = {
      {
            .pa_start   = OMAP3_UART1_BASE,
            .pa_end           = OMAP3_UART1_BASE + SZ_8K - 1,
            .flags            = ADDR_MAP_ON_INIT | ADDR_TYPE_RT,
      },
};

static struct omap_hwmod_ocp_if omap3_l4_core__uart1 = {
      .master           = &omap3xxx_l4_core_hwmod,
      .slave            = &omap3xxx_uart1_hwmod,
      .clk        = "uart1_ick",
      .addr       = omap3xxx_uart1_addr_space,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_uart1_addr_space),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* L4 CORE -> UART2 interface */
static struct omap_hwmod_addr_space omap3xxx_uart2_addr_space[] = {
      {
            .pa_start   = OMAP3_UART2_BASE,
            .pa_end           = OMAP3_UART2_BASE + SZ_1K - 1,
            .flags            = ADDR_MAP_ON_INIT | ADDR_TYPE_RT,
      },
};

static struct omap_hwmod_ocp_if omap3_l4_core__uart2 = {
      .master           = &omap3xxx_l4_core_hwmod,
      .slave            = &omap3xxx_uart2_hwmod,
      .clk        = "uart2_ick",
      .addr       = omap3xxx_uart2_addr_space,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_uart2_addr_space),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* L4 PER -> UART3 interface */
static struct omap_hwmod_addr_space omap3xxx_uart3_addr_space[] = {
      {
            .pa_start   = OMAP3_UART3_BASE,
            .pa_end           = OMAP3_UART3_BASE + SZ_1K - 1,
            .flags            = ADDR_MAP_ON_INIT | ADDR_TYPE_RT,
      },
};

static struct omap_hwmod_ocp_if omap3_l4_per__uart3 = {
      .master           = &omap3xxx_l4_per_hwmod,
      .slave            = &omap3xxx_uart3_hwmod,
      .clk        = "uart3_ick",
      .addr       = omap3xxx_uart3_addr_space,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_uart3_addr_space),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* L4 PER -> UART4 interface */
static struct omap_hwmod_addr_space omap3xxx_uart4_addr_space[] = {
      {
            .pa_start   = OMAP3_UART4_BASE,
            .pa_end           = OMAP3_UART4_BASE + SZ_1K - 1,
            .flags            = ADDR_MAP_ON_INIT | ADDR_TYPE_RT,
      },
};

static struct omap_hwmod_ocp_if omap3_l4_per__uart4 = {
      .master           = &omap3xxx_l4_per_hwmod,
      .slave            = &omap3xxx_uart4_hwmod,
      .clk        = "uart4_ick",
      .addr       = omap3xxx_uart4_addr_space,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_uart4_addr_space),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* I2C IP block address space length (in bytes) */
#define OMAP2_I2C_AS_LEN            128

/* L4 CORE -> I2C1 interface */
static struct omap_hwmod_addr_space omap3xxx_i2c1_addr_space[] = {
      {
            .pa_start   = 0x48070000,
            .pa_end           = 0x48070000 + OMAP2_I2C_AS_LEN - 1,
            .flags            = ADDR_TYPE_RT,
      },
};

static struct omap_hwmod_ocp_if omap3_l4_core__i2c1 = {
      .master           = &omap3xxx_l4_core_hwmod,
      .slave            = &omap3xxx_i2c1_hwmod,
      .clk        = "i2c1_ick",
      .addr       = omap3xxx_i2c1_addr_space,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_i2c1_addr_space),
      .fw = {
            .omap2 = {
                  .l4_fw_region  = OMAP3_L4_CORE_FW_I2C1_REGION,
                  .l4_prot_group = 7,
                  .flags      = OMAP_FIREWALL_L4,
            }
      },
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* L4 CORE -> I2C2 interface */
static struct omap_hwmod_addr_space omap3xxx_i2c2_addr_space[] = {
      {
            .pa_start   = 0x48072000,
            .pa_end           = 0x48072000 + OMAP2_I2C_AS_LEN - 1,
            .flags            = ADDR_TYPE_RT,
      },
};

static struct omap_hwmod_ocp_if omap3_l4_core__i2c2 = {
      .master           = &omap3xxx_l4_core_hwmod,
      .slave            = &omap3xxx_i2c2_hwmod,
      .clk        = "i2c2_ick",
      .addr       = omap3xxx_i2c2_addr_space,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_i2c2_addr_space),
      .fw = {
            .omap2 = {
                  .l4_fw_region  = OMAP3_L4_CORE_FW_I2C2_REGION,
                  .l4_prot_group = 7,
                  .flags = OMAP_FIREWALL_L4,
            }
      },
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* L4 CORE -> I2C3 interface */
static struct omap_hwmod_addr_space omap3xxx_i2c3_addr_space[] = {
      {
            .pa_start   = 0x48060000,
            .pa_end           = 0x48060000 + OMAP2_I2C_AS_LEN - 1,
            .flags            = ADDR_TYPE_RT,
      },
};

static struct omap_hwmod_ocp_if omap3_l4_core__i2c3 = {
      .master           = &omap3xxx_l4_core_hwmod,
      .slave            = &omap3xxx_i2c3_hwmod,
      .clk        = "i2c3_ick",
      .addr       = omap3xxx_i2c3_addr_space,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_i2c3_addr_space),
      .fw = {
            .omap2 = {
                  .l4_fw_region  = OMAP3_L4_CORE_FW_I2C3_REGION,
                  .l4_prot_group = 7,
                  .flags = OMAP_FIREWALL_L4,
            }
      },
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* L4 CORE -> SR1 interface */
static struct omap_hwmod_addr_space omap3_sr1_addr_space[] = {
      {
            .pa_start   = OMAP34XX_SR1_BASE,
            .pa_end           = OMAP34XX_SR1_BASE + SZ_1K - 1,
            .flags            = ADDR_TYPE_RT,
      },
};

static struct omap_hwmod_ocp_if omap3_l4_core__sr1 = {
      .master           = &omap3xxx_l4_core_hwmod,
      .slave            = &omap34xx_sr1_hwmod,
      .clk        = "sr_l4_ick",
      .addr       = omap3_sr1_addr_space,
      .addr_cnt   = ARRAY_SIZE(omap3_sr1_addr_space),
      .user       = OCP_USER_MPU,
};

/* L4 CORE -> SR1 interface */
static struct omap_hwmod_addr_space omap3_sr2_addr_space[] = {
      {
            .pa_start   = OMAP34XX_SR2_BASE,
            .pa_end           = OMAP34XX_SR2_BASE + SZ_1K - 1,
            .flags            = ADDR_TYPE_RT,
      },
};

static struct omap_hwmod_ocp_if omap3_l4_core__sr2 = {
      .master           = &omap3xxx_l4_core_hwmod,
      .slave            = &omap34xx_sr2_hwmod,
      .clk        = "sr_l4_ick",
      .addr       = omap3_sr2_addr_space,
      .addr_cnt   = ARRAY_SIZE(omap3_sr2_addr_space),
      .user       = OCP_USER_MPU,
};

/* Slave interfaces on the L4_CORE interconnect */
static struct omap_hwmod_ocp_if *omap3xxx_l4_core_slaves[] = {
      &omap3xxx_l3_main__l4_core,
      &omap3_l4_core__sr1,
      &omap3_l4_core__sr2,
};

/* Master interfaces on the L4_CORE interconnect */
static struct omap_hwmod_ocp_if *omap3xxx_l4_core_masters[] = {
      &omap3xxx_l4_core__l4_wkup,
      &omap3_l4_core__uart1,
      &omap3_l4_core__uart2,
      &omap3_l4_core__i2c1,
      &omap3_l4_core__i2c2,
      &omap3_l4_core__i2c3,
};

/* L4 CORE */
static struct omap_hwmod omap3xxx_l4_core_hwmod = {
      .name       = "l4_core",
      .class            = &l4_hwmod_class,
      .masters    = omap3xxx_l4_core_masters,
      .masters_cnt      = ARRAY_SIZE(omap3xxx_l4_core_masters),
      .slaves           = omap3xxx_l4_core_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_l4_core_slaves),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
      .flags            = HWMOD_NO_IDLEST,
};

/* Slave interfaces on the L4_PER interconnect */
static struct omap_hwmod_ocp_if *omap3xxx_l4_per_slaves[] = {
      &omap3xxx_l3_main__l4_per,
};

/* Master interfaces on the L4_PER interconnect */
static struct omap_hwmod_ocp_if *omap3xxx_l4_per_masters[] = {
      &omap3_l4_per__uart3,
      &omap3_l4_per__uart4,
};

/* L4 PER */
static struct omap_hwmod omap3xxx_l4_per_hwmod = {
      .name       = "l4_per",
      .class            = &l4_hwmod_class,
      .masters    = omap3xxx_l4_per_masters,
      .masters_cnt      = ARRAY_SIZE(omap3xxx_l4_per_masters),
      .slaves           = omap3xxx_l4_per_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_l4_per_slaves),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
      .flags            = HWMOD_NO_IDLEST,
};

/* Slave interfaces on the L4_WKUP interconnect */
static struct omap_hwmod_ocp_if *omap3xxx_l4_wkup_slaves[] = {
      &omap3xxx_l4_core__l4_wkup,
};

/* Master interfaces on the L4_WKUP interconnect */
static struct omap_hwmod_ocp_if *omap3xxx_l4_wkup_masters[] = {
};

/* L4 WKUP */
static struct omap_hwmod omap3xxx_l4_wkup_hwmod = {
      .name       = "l4_wkup",
      .class            = &l4_hwmod_class,
      .masters    = omap3xxx_l4_wkup_masters,
      .masters_cnt      = ARRAY_SIZE(omap3xxx_l4_wkup_masters),
      .slaves           = omap3xxx_l4_wkup_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_l4_wkup_slaves),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
      .flags            = HWMOD_NO_IDLEST,
};

/* Master interfaces on the MPU device */
static struct omap_hwmod_ocp_if *omap3xxx_mpu_masters[] = {
      &omap3xxx_mpu__l3_main,
};

/* MPU */
static struct omap_hwmod omap3xxx_mpu_hwmod = {
      .name       = "mpu",
      .class            = &mpu_hwmod_class,
      .main_clk   = "arm_fck",
      .masters    = omap3xxx_mpu_masters,
      .masters_cnt      = ARRAY_SIZE(omap3xxx_mpu_masters),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/*
 * IVA2_2 interface data
 */

/* IVA2 <- L3 interface */
static struct omap_hwmod_ocp_if omap3xxx_l3__iva = {
      .master           = &omap3xxx_l3_main_hwmod,
      .slave            = &omap3xxx_iva_hwmod,
      .clk        = "iva2_ck",
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

static struct omap_hwmod_ocp_if *omap3xxx_iva_masters[] = {
      &omap3xxx_l3__iva,
};

/*
 * IVA2 (IVA2)
 */

static struct omap_hwmod omap3xxx_iva_hwmod = {
      .name       = "iva",
      .class            = &iva_hwmod_class,
      .masters    = omap3xxx_iva_masters,
      .masters_cnt      = ARRAY_SIZE(omap3xxx_iva_masters),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430)
};

/* l4_wkup -> wd_timer2 */
static struct omap_hwmod_addr_space omap3xxx_wd_timer2_addrs[] = {
      {
            .pa_start   = 0x48314000,
            .pa_end           = 0x4831407f,
            .flags            = ADDR_TYPE_RT
      },
};

static struct omap_hwmod_ocp_if omap3xxx_l4_wkup__wd_timer2 = {
      .master           = &omap3xxx_l4_wkup_hwmod,
      .slave            = &omap3xxx_wd_timer2_hwmod,
      .clk        = "wdt2_ick",
      .addr       = omap3xxx_wd_timer2_addrs,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_wd_timer2_addrs),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/*
 * 'wd_timer' class
 * 32-bit watchdog upward counter that generates a pulse on the reset pin on
 * overflow condition
 */

static struct omap_hwmod_class_sysconfig omap3xxx_wd_timer_sysc = {
      .rev_offs   = 0x0000,
      .sysc_offs  = 0x0010,
      .syss_offs  = 0x0014,
      .sysc_flags = (SYSC_HAS_SIDLEMODE | SYSC_HAS_EMUFREE |
                     SYSC_HAS_ENAWAKEUP | SYSC_HAS_SOFTRESET |
                     SYSC_HAS_AUTOIDLE | SYSC_HAS_CLOCKACTIVITY),
      .idlemodes  = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
      .sysc_fields    = &omap_hwmod_sysc_type1,
};

/* I2C common */
static struct omap_hwmod_class_sysconfig i2c_sysc = {
      .rev_offs   = 0x00,
      .sysc_offs  = 0x20,
      .syss_offs  = 0x10,
      .sysc_flags = (SYSC_HAS_CLOCKACTIVITY | SYSC_HAS_SIDLEMODE |
                     SYSC_HAS_ENAWAKEUP | SYSC_HAS_SOFTRESET |
                     SYSC_HAS_AUTOIDLE),
      .idlemodes  = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
      .sysc_fields    = &omap_hwmod_sysc_type1,
};

static struct omap_hwmod_class omap3xxx_wd_timer_hwmod_class = {
      .name       = "wd_timer",
      .sysc       = &omap3xxx_wd_timer_sysc,
      .pre_shutdown     = &omap2_wd_timer_disable
};

/* wd_timer2 */
static struct omap_hwmod_ocp_if *omap3xxx_wd_timer2_slaves[] = {
      &omap3xxx_l4_wkup__wd_timer2,
};

static struct omap_hwmod omap3xxx_wd_timer2_hwmod = {
      .name       = "wd_timer2",
      .class            = &omap3xxx_wd_timer_hwmod_class,
      .main_clk   = "wdt2_fck",
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_WDT2_SHIFT,
                  .module_offs = WKUP_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_ST_WDT2_SHIFT,
            },
      },
      .slaves           = omap3xxx_wd_timer2_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_wd_timer2_slaves),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* UART common */

static struct omap_hwmod_class_sysconfig uart_sysc = {
      .rev_offs   = 0x50,
      .sysc_offs  = 0x54,
      .syss_offs  = 0x58,
      .sysc_flags = (SYSC_HAS_SIDLEMODE |
                     SYSC_HAS_ENAWAKEUP | SYSC_HAS_SOFTRESET |
                     SYSC_HAS_AUTOIDLE),
      .idlemodes  = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
      .sysc_fields    = &omap_hwmod_sysc_type1,
};

static struct omap_hwmod_class uart_class = {
      .name = "uart",
      .sysc = &uart_sysc,
};

/* UART1 */

static struct omap_hwmod_irq_info uart1_mpu_irqs[] = {
      { .irq = INT_24XX_UART1_IRQ, },
};

static struct omap_hwmod_dma_info uart1_sdma_reqs[] = {
      { .name = "tx",   .dma_req = OMAP24XX_DMA_UART1_TX, },
      { .name = "rx",   .dma_req = OMAP24XX_DMA_UART1_RX, },
};

static struct omap_hwmod_ocp_if *omap3xxx_uart1_slaves[] = {
      &omap3_l4_core__uart1,
};

static struct omap_hwmod omap3xxx_uart1_hwmod = {
      .name       = "uart1",
      .mpu_irqs   = uart1_mpu_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(uart1_mpu_irqs),
      .sdma_reqs  = uart1_sdma_reqs,
      .sdma_reqs_cnt    = ARRAY_SIZE(uart1_sdma_reqs),
      .main_clk   = "uart1_fck",
      .prcm       = {
            .omap2 = {
                  .module_offs = CORE_MOD,
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_UART1_SHIFT,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_EN_UART1_SHIFT,
            },
      },
      .slaves           = omap3xxx_uart1_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_uart1_slaves),
      .class            = &uart_class,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* UART2 */

static struct omap_hwmod_irq_info uart2_mpu_irqs[] = {
      { .irq = INT_24XX_UART2_IRQ, },
};

static struct omap_hwmod_dma_info uart2_sdma_reqs[] = {
      { .name = "tx",   .dma_req = OMAP24XX_DMA_UART2_TX, },
      { .name = "rx",   .dma_req = OMAP24XX_DMA_UART2_RX, },
};

static struct omap_hwmod_ocp_if *omap3xxx_uart2_slaves[] = {
      &omap3_l4_core__uart2,
};

static struct omap_hwmod omap3xxx_uart2_hwmod = {
      .name       = "uart2",
      .mpu_irqs   = uart2_mpu_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(uart2_mpu_irqs),
      .sdma_reqs  = uart2_sdma_reqs,
      .sdma_reqs_cnt    = ARRAY_SIZE(uart2_sdma_reqs),
      .main_clk   = "uart2_fck",
      .prcm       = {
            .omap2 = {
                  .module_offs = CORE_MOD,
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_UART2_SHIFT,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_EN_UART2_SHIFT,
            },
      },
      .slaves           = omap3xxx_uart2_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_uart2_slaves),
      .class            = &uart_class,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* UART3 */

static struct omap_hwmod_irq_info uart3_mpu_irqs[] = {
      { .irq = INT_24XX_UART3_IRQ, },
};

static struct omap_hwmod_dma_info uart3_sdma_reqs[] = {
      { .name = "tx",   .dma_req = OMAP24XX_DMA_UART3_TX, },
      { .name = "rx",   .dma_req = OMAP24XX_DMA_UART3_RX, },
};

static struct omap_hwmod_ocp_if *omap3xxx_uart3_slaves[] = {
      &omap3_l4_per__uart3,
};

static struct omap_hwmod omap3xxx_uart3_hwmod = {
      .name       = "uart3",
      .mpu_irqs   = uart3_mpu_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(uart3_mpu_irqs),
      .sdma_reqs  = uart3_sdma_reqs,
      .sdma_reqs_cnt    = ARRAY_SIZE(uart3_sdma_reqs),
      .main_clk   = "uart3_fck",
      .prcm       = {
            .omap2 = {
                  .module_offs = OMAP3430_PER_MOD,
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_UART3_SHIFT,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_EN_UART3_SHIFT,
            },
      },
      .slaves           = omap3xxx_uart3_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_uart3_slaves),
      .class            = &uart_class,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* UART4 */

static struct omap_hwmod_irq_info uart4_mpu_irqs[] = {
      { .irq = INT_36XX_UART4_IRQ, },
};

static struct omap_hwmod_dma_info uart4_sdma_reqs[] = {
      { .name = "rx",   .dma_req = OMAP36XX_DMA_UART4_RX, },
      { .name = "tx",   .dma_req = OMAP36XX_DMA_UART4_TX, },
};

static struct omap_hwmod_ocp_if *omap3xxx_uart4_slaves[] = {
      &omap3_l4_per__uart4,
};

static struct omap_hwmod omap3xxx_uart4_hwmod = {
      .name       = "uart4",
      .mpu_irqs   = uart4_mpu_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(uart4_mpu_irqs),
      .sdma_reqs  = uart4_sdma_reqs,
      .sdma_reqs_cnt    = ARRAY_SIZE(uart4_sdma_reqs),
      .main_clk   = "uart4_fck",
      .prcm       = {
            .omap2 = {
                  .module_offs = OMAP3430_PER_MOD,
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3630_EN_UART4_SHIFT,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3630_EN_UART4_SHIFT,
            },
      },
      .slaves           = omap3xxx_uart4_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_uart4_slaves),
      .class            = &uart_class,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3630ES1),
};

static struct omap_hwmod_class i2c_class = {
      .name = "i2c",
      .sysc = &i2c_sysc,
};

/* I2C1 */

static struct omap_i2c_dev_attr i2c1_dev_attr = {
      .fifo_depth = 8, /* bytes */
};

static struct omap_hwmod_irq_info i2c1_mpu_irqs[] = {
      { .irq = INT_24XX_I2C1_IRQ, },
};

static struct omap_hwmod_dma_info i2c1_sdma_reqs[] = {
      { .name = "tx", .dma_req = OMAP24XX_DMA_I2C1_TX },
      { .name = "rx", .dma_req = OMAP24XX_DMA_I2C1_RX },
};

static struct omap_hwmod_ocp_if *omap3xxx_i2c1_slaves[] = {
      &omap3_l4_core__i2c1,
};

static struct omap_hwmod omap3xxx_i2c1_hwmod = {
      .name       = "i2c1",
      .mpu_irqs   = i2c1_mpu_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(i2c1_mpu_irqs),
      .sdma_reqs  = i2c1_sdma_reqs,
      .sdma_reqs_cnt    = ARRAY_SIZE(i2c1_sdma_reqs),
      .main_clk   = "i2c1_fck",
      .prcm       = {
            .omap2 = {
                  .module_offs = CORE_MOD,
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_I2C1_SHIFT,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_ST_I2C1_SHIFT,
            },
      },
      .slaves           = omap3xxx_i2c1_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_i2c1_slaves),
      .class            = &i2c_class,
      .dev_attr   = &i2c1_dev_attr,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* I2C2 */

static struct omap_i2c_dev_attr i2c2_dev_attr = {
      .fifo_depth = 8, /* bytes */
};

static struct omap_hwmod_irq_info i2c2_mpu_irqs[] = {
      { .irq = INT_24XX_I2C2_IRQ, },
};

static struct omap_hwmod_dma_info i2c2_sdma_reqs[] = {
      { .name = "tx", .dma_req = OMAP24XX_DMA_I2C2_TX },
      { .name = "rx", .dma_req = OMAP24XX_DMA_I2C2_RX },
};

static struct omap_hwmod_ocp_if *omap3xxx_i2c2_slaves[] = {
      &omap3_l4_core__i2c2,
};

static struct omap_hwmod omap3xxx_i2c2_hwmod = {
      .name       = "i2c2",
      .mpu_irqs   = i2c2_mpu_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(i2c2_mpu_irqs),
      .sdma_reqs  = i2c2_sdma_reqs,
      .sdma_reqs_cnt    = ARRAY_SIZE(i2c2_sdma_reqs),
      .main_clk   = "i2c2_fck",
      .prcm       = {
            .omap2 = {
                  .module_offs = CORE_MOD,
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_I2C2_SHIFT,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_ST_I2C2_SHIFT,
            },
      },
      .slaves           = omap3xxx_i2c2_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_i2c2_slaves),
      .class            = &i2c_class,
      .dev_attr   = &i2c2_dev_attr,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* I2C3 */

static struct omap_i2c_dev_attr i2c3_dev_attr = {
      .fifo_depth = 64, /* bytes */
};

static struct omap_hwmod_irq_info i2c3_mpu_irqs[] = {
      { .irq = INT_34XX_I2C3_IRQ, },
};

static struct omap_hwmod_dma_info i2c3_sdma_reqs[] = {
      { .name = "tx", .dma_req = OMAP34XX_DMA_I2C3_TX },
      { .name = "rx", .dma_req = OMAP34XX_DMA_I2C3_RX },
};

static struct omap_hwmod_ocp_if *omap3xxx_i2c3_slaves[] = {
      &omap3_l4_core__i2c3,
};

static struct omap_hwmod omap3xxx_i2c3_hwmod = {
      .name       = "i2c3",
      .mpu_irqs   = i2c3_mpu_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(i2c3_mpu_irqs),
      .sdma_reqs  = i2c3_sdma_reqs,
      .sdma_reqs_cnt    = ARRAY_SIZE(i2c3_sdma_reqs),
      .main_clk   = "i2c3_fck",
      .prcm       = {
            .omap2 = {
                  .module_offs = CORE_MOD,
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_I2C3_SHIFT,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_ST_I2C3_SHIFT,
            },
      },
      .slaves           = omap3xxx_i2c3_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_i2c3_slaves),
      .class            = &i2c_class,
      .dev_attr   = &i2c3_dev_attr,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* l4_wkup -> gpio1 */
static struct omap_hwmod_addr_space omap3xxx_gpio1_addrs[] = {
      {
            .pa_start   = 0x48310000,
            .pa_end           = 0x483101ff,
            .flags            = ADDR_TYPE_RT
      },
};

static struct omap_hwmod_ocp_if omap3xxx_l4_wkup__gpio1 = {
      .master           = &omap3xxx_l4_wkup_hwmod,
      .slave            = &omap3xxx_gpio1_hwmod,
      .addr       = omap3xxx_gpio1_addrs,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_gpio1_addrs),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* l4_per -> gpio2 */
static struct omap_hwmod_addr_space omap3xxx_gpio2_addrs[] = {
      {
            .pa_start   = 0x49050000,
            .pa_end           = 0x490501ff,
            .flags            = ADDR_TYPE_RT
      },
};

static struct omap_hwmod_ocp_if omap3xxx_l4_per__gpio2 = {
      .master           = &omap3xxx_l4_per_hwmod,
      .slave            = &omap3xxx_gpio2_hwmod,
      .addr       = omap3xxx_gpio2_addrs,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_gpio2_addrs),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* l4_per -> gpio3 */
static struct omap_hwmod_addr_space omap3xxx_gpio3_addrs[] = {
      {
            .pa_start   = 0x49052000,
            .pa_end           = 0x490521ff,
            .flags            = ADDR_TYPE_RT
      },
};

static struct omap_hwmod_ocp_if omap3xxx_l4_per__gpio3 = {
      .master           = &omap3xxx_l4_per_hwmod,
      .slave            = &omap3xxx_gpio3_hwmod,
      .addr       = omap3xxx_gpio3_addrs,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_gpio3_addrs),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* l4_per -> gpio4 */
static struct omap_hwmod_addr_space omap3xxx_gpio4_addrs[] = {
      {
            .pa_start   = 0x49054000,
            .pa_end           = 0x490541ff,
            .flags            = ADDR_TYPE_RT
      },
};

static struct omap_hwmod_ocp_if omap3xxx_l4_per__gpio4 = {
      .master           = &omap3xxx_l4_per_hwmod,
      .slave            = &omap3xxx_gpio4_hwmod,
      .addr       = omap3xxx_gpio4_addrs,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_gpio4_addrs),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* l4_per -> gpio5 */
static struct omap_hwmod_addr_space omap3xxx_gpio5_addrs[] = {
      {
            .pa_start   = 0x49056000,
            .pa_end           = 0x490561ff,
            .flags            = ADDR_TYPE_RT
      },
};

static struct omap_hwmod_ocp_if omap3xxx_l4_per__gpio5 = {
      .master           = &omap3xxx_l4_per_hwmod,
      .slave            = &omap3xxx_gpio5_hwmod,
      .addr       = omap3xxx_gpio5_addrs,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_gpio5_addrs),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* l4_per -> gpio6 */
static struct omap_hwmod_addr_space omap3xxx_gpio6_addrs[] = {
      {
            .pa_start   = 0x49058000,
            .pa_end           = 0x490581ff,
            .flags            = ADDR_TYPE_RT
      },
};

static struct omap_hwmod_ocp_if omap3xxx_l4_per__gpio6 = {
      .master           = &omap3xxx_l4_per_hwmod,
      .slave            = &omap3xxx_gpio6_hwmod,
      .addr       = omap3xxx_gpio6_addrs,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_gpio6_addrs),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/*
 * 'gpio' class
 * general purpose io module
 */

static struct omap_hwmod_class_sysconfig omap3xxx_gpio_sysc = {
      .rev_offs   = 0x0000,
      .sysc_offs  = 0x0010,
      .syss_offs  = 0x0014,
      .sysc_flags = (SYSC_HAS_ENAWAKEUP | SYSC_HAS_SIDLEMODE |
                     SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE),
      .idlemodes  = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
      .sysc_fields    = &omap_hwmod_sysc_type1,
};

static struct omap_hwmod_class omap3xxx_gpio_hwmod_class = {
      .name = "gpio",
      .sysc = &omap3xxx_gpio_sysc,
      .rev = 1,
};

/* gpio_dev_attr*/
static struct omap_gpio_dev_attr gpio_dev_attr = {
      .bank_width = 32,
      .dbck_flag = true,
};

/* gpio1 */
static struct omap_hwmod_irq_info omap3xxx_gpio1_irqs[] = {
      { .irq = 29 }, /* INT_34XX_GPIO_BANK1 */
};

static struct omap_hwmod_opt_clk gpio1_opt_clks[] = {
      { .role = "dbclk", .clk = "gpio1_dbck", },
};

static struct omap_hwmod_ocp_if *omap3xxx_gpio1_slaves[] = {
      &omap3xxx_l4_wkup__gpio1,
};

static struct omap_hwmod omap3xxx_gpio1_hwmod = {
      .name       = "gpio1",
      .mpu_irqs   = omap3xxx_gpio1_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(omap3xxx_gpio1_irqs),
      .main_clk   = "gpio1_ick",
      .opt_clks   = gpio1_opt_clks,
      .opt_clks_cnt     = ARRAY_SIZE(gpio1_opt_clks),
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_GPIO1_SHIFT,
                  .module_offs = WKUP_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_ST_GPIO1_SHIFT,
            },
      },
      .slaves           = omap3xxx_gpio1_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_gpio1_slaves),
      .class            = &omap3xxx_gpio_hwmod_class,
      .dev_attr   = &gpio_dev_attr,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* gpio2 */
static struct omap_hwmod_irq_info omap3xxx_gpio2_irqs[] = {
      { .irq = 30 }, /* INT_34XX_GPIO_BANK2 */
};

static struct omap_hwmod_opt_clk gpio2_opt_clks[] = {
      { .role = "dbclk", .clk = "gpio2_dbck", },
};

static struct omap_hwmod_ocp_if *omap3xxx_gpio2_slaves[] = {
      &omap3xxx_l4_per__gpio2,
};

static struct omap_hwmod omap3xxx_gpio2_hwmod = {
      .name       = "gpio2",
      .mpu_irqs   = omap3xxx_gpio2_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(omap3xxx_gpio2_irqs),
      .main_clk   = "gpio2_ick",
      .opt_clks   = gpio2_opt_clks,
      .opt_clks_cnt     = ARRAY_SIZE(gpio2_opt_clks),
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_GPIO2_SHIFT,
                  .module_offs = OMAP3430_PER_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_ST_GPIO2_SHIFT,
            },
      },
      .slaves           = omap3xxx_gpio2_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_gpio2_slaves),
      .class            = &omap3xxx_gpio_hwmod_class,
      .dev_attr   = &gpio_dev_attr,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* gpio3 */
static struct omap_hwmod_irq_info omap3xxx_gpio3_irqs[] = {
      { .irq = 31 }, /* INT_34XX_GPIO_BANK3 */
};

static struct omap_hwmod_opt_clk gpio3_opt_clks[] = {
      { .role = "dbclk", .clk = "gpio3_dbck", },
};

static struct omap_hwmod_ocp_if *omap3xxx_gpio3_slaves[] = {
      &omap3xxx_l4_per__gpio3,
};

static struct omap_hwmod omap3xxx_gpio3_hwmod = {
      .name       = "gpio3",
      .mpu_irqs   = omap3xxx_gpio3_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(omap3xxx_gpio3_irqs),
      .main_clk   = "gpio3_ick",
      .opt_clks   = gpio3_opt_clks,
      .opt_clks_cnt     = ARRAY_SIZE(gpio3_opt_clks),
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_GPIO3_SHIFT,
                  .module_offs = OMAP3430_PER_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_ST_GPIO3_SHIFT,
            },
      },
      .slaves           = omap3xxx_gpio3_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_gpio3_slaves),
      .class            = &omap3xxx_gpio_hwmod_class,
      .dev_attr   = &gpio_dev_attr,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* gpio4 */
static struct omap_hwmod_irq_info omap3xxx_gpio4_irqs[] = {
      { .irq = 32 }, /* INT_34XX_GPIO_BANK4 */
};

static struct omap_hwmod_opt_clk gpio4_opt_clks[] = {
      { .role = "dbclk", .clk = "gpio4_dbck", },
};

static struct omap_hwmod_ocp_if *omap3xxx_gpio4_slaves[] = {
      &omap3xxx_l4_per__gpio4,
};

static struct omap_hwmod omap3xxx_gpio4_hwmod = {
      .name       = "gpio4",
      .mpu_irqs   = omap3xxx_gpio4_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(omap3xxx_gpio4_irqs),
      .main_clk   = "gpio4_ick",
      .opt_clks   = gpio4_opt_clks,
      .opt_clks_cnt     = ARRAY_SIZE(gpio4_opt_clks),
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_GPIO4_SHIFT,
                  .module_offs = OMAP3430_PER_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_ST_GPIO4_SHIFT,
            },
      },
      .slaves           = omap3xxx_gpio4_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_gpio4_slaves),
      .class            = &omap3xxx_gpio_hwmod_class,
      .dev_attr   = &gpio_dev_attr,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* gpio5 */
static struct omap_hwmod_irq_info omap3xxx_gpio5_irqs[] = {
      { .irq = 33 }, /* INT_34XX_GPIO_BANK5 */
};

static struct omap_hwmod_opt_clk gpio5_opt_clks[] = {
      { .role = "dbclk", .clk = "gpio5_dbck", },
};

static struct omap_hwmod_ocp_if *omap3xxx_gpio5_slaves[] = {
      &omap3xxx_l4_per__gpio5,
};

static struct omap_hwmod omap3xxx_gpio5_hwmod = {
      .name       = "gpio5",
      .mpu_irqs   = omap3xxx_gpio5_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(omap3xxx_gpio5_irqs),
      .main_clk   = "gpio5_ick",
      .opt_clks   = gpio5_opt_clks,
      .opt_clks_cnt     = ARRAY_SIZE(gpio5_opt_clks),
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_GPIO5_SHIFT,
                  .module_offs = OMAP3430_PER_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_ST_GPIO5_SHIFT,
            },
      },
      .slaves           = omap3xxx_gpio5_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_gpio5_slaves),
      .class            = &omap3xxx_gpio_hwmod_class,
      .dev_attr   = &gpio_dev_attr,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* gpio6 */
static struct omap_hwmod_irq_info omap3xxx_gpio6_irqs[] = {
      { .irq = 34 }, /* INT_34XX_GPIO_BANK6 */
};

static struct omap_hwmod_opt_clk gpio6_opt_clks[] = {
      { .role = "dbclk", .clk = "gpio6_dbck", },
};

static struct omap_hwmod_ocp_if *omap3xxx_gpio6_slaves[] = {
      &omap3xxx_l4_per__gpio6,
};

static struct omap_hwmod omap3xxx_gpio6_hwmod = {
      .name       = "gpio6",
      .mpu_irqs   = omap3xxx_gpio6_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(omap3xxx_gpio6_irqs),
      .main_clk   = "gpio6_ick",
      .opt_clks   = gpio6_opt_clks,
      .opt_clks_cnt     = ARRAY_SIZE(gpio6_opt_clks),
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_GPIO6_SHIFT,
                  .module_offs = OMAP3430_PER_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_ST_GPIO6_SHIFT,
            },
      },
      .slaves           = omap3xxx_gpio6_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_gpio6_slaves),
      .class            = &omap3xxx_gpio_hwmod_class,
      .dev_attr   = &gpio_dev_attr,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
};

/* dma_system -> L3 */
static struct omap_hwmod_ocp_if omap3xxx_dma_system__l3 = {
      .master           = &omap3xxx_dma_system_hwmod,
      .slave            = &omap3xxx_l3_main_hwmod,
      .clk        = "core_l3_ick",
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* dma attributes */
static struct omap_dma_dev_attr dma_dev_attr = {
      .dev_caps  = RESERVE_CHANNEL | DMA_LINKED_LCH | GLOBAL_PRIORITY |
                        IS_CSSA_32 | IS_CDSA_32 | IS_RW_PRIORITY,
      .lch_count = 32,
};

static struct omap_hwmod_class_sysconfig omap3xxx_dma_sysc = {
      .rev_offs   = 0x0000,
      .sysc_offs  = 0x002c,
      .syss_offs  = 0x0028,
      .sysc_flags = (SYSC_HAS_SIDLEMODE | SYSC_HAS_SOFTRESET |
                     SYSC_HAS_MIDLEMODE | SYSC_HAS_CLOCKACTIVITY |
                     SYSC_HAS_EMUFREE | SYSC_HAS_AUTOIDLE),
      .idlemodes  = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART |
                     MSTANDBY_FORCE | MSTANDBY_NO | MSTANDBY_SMART),
      .sysc_fields      = &omap_hwmod_sysc_type1,
};

static struct omap_hwmod_class omap3xxx_dma_hwmod_class = {
      .name = "dma",
      .sysc = &omap3xxx_dma_sysc,
};

/* dma_system */
static struct omap_hwmod_irq_info omap3xxx_dma_system_irqs[] = {
      { .name = "0", .irq = 12 }, /* INT_24XX_SDMA_IRQ0 */
      { .name = "1", .irq = 13 }, /* INT_24XX_SDMA_IRQ1 */
      { .name = "2", .irq = 14 }, /* INT_24XX_SDMA_IRQ2 */
      { .name = "3", .irq = 15 }, /* INT_24XX_SDMA_IRQ3 */
};

static struct omap_hwmod_addr_space omap3xxx_dma_system_addrs[] = {
      {
            .pa_start   = 0x48056000,
            .pa_end           = 0x4a0560ff,
            .flags            = ADDR_TYPE_RT
      },
};

/* dma_system master ports */
static struct omap_hwmod_ocp_if *omap3xxx_dma_system_masters[] = {
      &omap3xxx_dma_system__l3,
};

/* l4_cfg -> dma_system */
static struct omap_hwmod_ocp_if omap3xxx_l4_core__dma_system = {
      .master           = &omap3xxx_l4_core_hwmod,
      .slave            = &omap3xxx_dma_system_hwmod,
      .clk        = "core_l4_ick",
      .addr       = omap3xxx_dma_system_addrs,
      .addr_cnt   = ARRAY_SIZE(omap3xxx_dma_system_addrs),
      .user       = OCP_USER_MPU | OCP_USER_SDMA,
};

/* dma_system slave ports */
static struct omap_hwmod_ocp_if *omap3xxx_dma_system_slaves[] = {
      &omap3xxx_l4_core__dma_system,
};

static struct omap_hwmod omap3xxx_dma_system_hwmod = {
      .name       = "dma",
      .class            = &omap3xxx_dma_hwmod_class,
      .mpu_irqs   = omap3xxx_dma_system_irqs,
      .mpu_irqs_cnt     = ARRAY_SIZE(omap3xxx_dma_system_irqs),
      .main_clk   = "core_l3_ick",
      .prcm = {
            .omap2 = {
                  .module_offs            = CORE_MOD,
                  .prcm_reg_id            = 1,
                  .module_bit       = OMAP3430_ST_SDMA_SHIFT,
                  .idlest_reg_id          = 1,
                  .idlest_idle_bit  = OMAP3430_ST_SDMA_SHIFT,
            },
      },
      .slaves           = omap3xxx_dma_system_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3xxx_dma_system_slaves),
      .masters    = omap3xxx_dma_system_masters,
      .masters_cnt      = ARRAY_SIZE(omap3xxx_dma_system_masters),
      .dev_attr   = &dma_dev_attr,
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
      .flags            = HWMOD_NO_IDLEST,
};

/* SR common */
static struct omap_hwmod_sysc_fields omap34xx_sr_sysc_fields = {
      .clkact_shift     = 20,
};

static struct omap_hwmod_class_sysconfig omap34xx_sr_sysc = {
      .sysc_offs  = 0x24,
      .sysc_flags = (SYSC_HAS_CLOCKACTIVITY | SYSC_NO_CACHE),
      .clockact   = CLOCKACT_TEST_ICLK,
      .sysc_fields      = &omap34xx_sr_sysc_fields,
};

static struct omap_hwmod_class omap34xx_smartreflex_hwmod_class = {
      .name = "smartreflex",
      .sysc = &omap34xx_sr_sysc,
      .rev  = 1,
};

static struct omap_hwmod_sysc_fields omap36xx_sr_sysc_fields = {
      .sidle_shift      = 24,
      .enwkup_shift     = 26
};

static struct omap_hwmod_class_sysconfig omap36xx_sr_sysc = {
      .sysc_offs  = 0x38,
      .idlemodes  = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
      .sysc_flags = (SYSC_HAS_SIDLEMODE | SYSC_HAS_ENAWAKEUP |
                  SYSC_NO_CACHE),
      .sysc_fields      = &omap36xx_sr_sysc_fields,
};

static struct omap_hwmod_class omap36xx_smartreflex_hwmod_class = {
      .name = "smartreflex",
      .sysc = &omap36xx_sr_sysc,
      .rev  = 2,
};

/* SR1 */
static struct omap_hwmod_ocp_if *omap3_sr1_slaves[] = {
      &omap3_l4_core__sr1,
};

static struct omap_hwmod omap34xx_sr1_hwmod = {
      .name       = "sr1_hwmod",
      .class            = &omap34xx_smartreflex_hwmod_class,
      .main_clk   = "sr1_fck",
      .vdd_name   = "mpu",
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_SR1_SHIFT,
                  .module_offs = WKUP_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_EN_SR1_SHIFT,
            },
      },
      .slaves           = omap3_sr1_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3_sr1_slaves),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430ES2 |
                              CHIP_IS_OMAP3430ES3_0 |
                              CHIP_IS_OMAP3430ES3_1),
      .flags            = HWMOD_SET_DEFAULT_CLOCKACT,
};

static struct omap_hwmod omap36xx_sr1_hwmod = {
      .name       = "sr1_hwmod",
      .class            = &omap36xx_smartreflex_hwmod_class,
      .main_clk   = "sr1_fck",
      .vdd_name   = "mpu",
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_SR1_SHIFT,
                  .module_offs = WKUP_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_EN_SR1_SHIFT,
            },
      },
      .slaves           = omap3_sr1_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3_sr1_slaves),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3630ES1),
};

/* SR2 */
static struct omap_hwmod_ocp_if *omap3_sr2_slaves[] = {
      &omap3_l4_core__sr2,
};

static struct omap_hwmod omap34xx_sr2_hwmod = {
      .name       = "sr2_hwmod",
      .class            = &omap34xx_smartreflex_hwmod_class,
      .main_clk   = "sr2_fck",
      .vdd_name   = "core",
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_SR2_SHIFT,
                  .module_offs = WKUP_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_EN_SR2_SHIFT,
            },
      },
      .slaves           = omap3_sr2_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3_sr2_slaves),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3430ES2 |
                              CHIP_IS_OMAP3430ES3_0 |
                              CHIP_IS_OMAP3430ES3_1),
      .flags            = HWMOD_SET_DEFAULT_CLOCKACT,
};

static struct omap_hwmod omap36xx_sr2_hwmod = {
      .name       = "sr2_hwmod",
      .class            = &omap36xx_smartreflex_hwmod_class,
      .main_clk   = "sr2_fck",
      .vdd_name   = "core",
      .prcm       = {
            .omap2 = {
                  .prcm_reg_id = 1,
                  .module_bit = OMAP3430_EN_SR2_SHIFT,
                  .module_offs = WKUP_MOD,
                  .idlest_reg_id = 1,
                  .idlest_idle_bit = OMAP3430_EN_SR2_SHIFT,
            },
      },
      .slaves           = omap3_sr2_slaves,
      .slaves_cnt = ARRAY_SIZE(omap3_sr2_slaves),
      .omap_chip  = OMAP_CHIP_INIT(CHIP_IS_OMAP3630ES1),
};

static __initdata struct omap_hwmod *omap3xxx_hwmods[] = {
      &omap3xxx_l3_main_hwmod,
      &omap3xxx_l4_core_hwmod,
      &omap3xxx_l4_per_hwmod,
      &omap3xxx_l4_wkup_hwmod,
      &omap3xxx_mpu_hwmod,
      &omap3xxx_iva_hwmod,
      &omap3xxx_wd_timer2_hwmod,
      &omap3xxx_uart1_hwmod,
      &omap3xxx_uart2_hwmod,
      &omap3xxx_uart3_hwmod,
      &omap3xxx_uart4_hwmod,
      &omap3xxx_i2c1_hwmod,
      &omap3xxx_i2c2_hwmod,
      &omap3xxx_i2c3_hwmod,
      &omap34xx_sr1_hwmod,
      &omap34xx_sr2_hwmod,
      &omap36xx_sr1_hwmod,
      &omap36xx_sr2_hwmod,


      /* gpio class */
      &omap3xxx_gpio1_hwmod,
      &omap3xxx_gpio2_hwmod,
      &omap3xxx_gpio3_hwmod,
      &omap3xxx_gpio4_hwmod,
      &omap3xxx_gpio5_hwmod,
      &omap3xxx_gpio6_hwmod,

      /* dma_system class*/
      &omap3xxx_dma_system_hwmod,
      NULL,
};

int __init omap3xxx_hwmod_init(void)
{
      return omap_hwmod_init(omap3xxx_hwmods);
}

Generated by  Doxygen 1.6.0   Back to index